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2.5 Gb/s Laser-Driver GaAs IC 
Jesper Riishgj 
Abstruct- A laser-diode driver GaAs IC incorporating an 
optional NRZ/RZ conversion facility, having ECL and SCFL 
compatible inputs and providing a M O  mA adjustable output 
current into a 50 W V  termination at bit rates up to 2 Gb/s 
NRZ and maintaining a clear eye opening of 50 mA at 2.5 Gb/s 
NRZ bit rate has been designed using a commercial l p m  gate 
length ( F r  = 12 GHz) GaAs MESFET foundry service. The 
high maximum output current is obtained despite a low drain- 
to-gate breakdown voltage by implementing the output driver as 
a cascode differential amplifier. The logic circuitry incorporating 
two data input buffers, a clock input buffer, a retiming MS-DFF, 
a NRZ/RZ-converter and a 2-bit selector is implemented using a 
novel SCFL family, DCAL type SCFL, which is based on gate- 
width scaling rather than on absolute values. As a result, the 
on-chip logic voltage swing is less sensitive to process variations 
than conventional SCFL. A 60% improvement in noise margin 
over that of conventional SCFL is also obtained. Finally, in 
order to verify laser driving performance a back-to-back optical- 
fiber transmission experiment using a Siemens DFB laser was 
performed giving good optical eye diagrams at 2.5 Gb/s. Further, 
the electro/optical interplay between laser-diode driver and laser- 
diode has been demonstrated using SPICE simulations employing 
a large-signal model of an Ortel SL-620 laser-diode module. 
I.  INTRODUCTION 
RESENTLY, optical-fiber communication systems oper- P ating at gigabit per second data-rates are becoming of 
increasing interest for large-capacity communication systems 
and high-speed local area networks. In such systems a laser- 
diode driver is one of the key components in the transmitter, 
where it performs the interface between high-speed electronics 
and the laser-diode. Today, several laser-drivers operating 
above 10 Gb/s have been published [l], [2]. Common for 
these ultra fast devices are the modest circuit complexity. In 
this work we have focused on designing a more general pur- 
pose laser-driver resulting in much greater circuit complexity 
though at a much lower speed. At the input the laser-diode 
driver interfaces to gigabit electronics for which ECL levels 
(-0.8 V/-1.8 V) and SCFL levels (0 V, -1 V) are the 
most widely accepted I/O levels [3]. At the output the laser- 
diode driver interfaces to a laser-diode, and by making the 
modulation current adjustable in the 0-60 mA range most 
commercially available laser-diodes capable of operating at 
gigabit per second bit rates can be modulated to utilise the 
maximum available optical ON/OFF ratio. The wavelength of 
the laser-diode light output is well known to be temperature 
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Fig. 1. Block diagram of laser-diode driver GaAs IC. 
sensitive. Thus the pattern dependent heating caused by a NRZ 
data stream can cause wavelength chirp. This kind of chirp 
can be reduced by using a RZ data format instead of NRZ 
data format [4] though at the expense of a wider bandwidth 
requirement for the same data rate. Thus an optional NRZ/RZ 
conversion facility is incorporated on the laser-diode driver 
GaAs IC. The retiming process between data and clock, which 
is necessitated by the NRZ/RZ conversion option, will limit the 
maximum frequency of operation unnecessarily in situations, 
where we do not want RZ modulation, or where time jitter of 
the incoming signal is of little concern. Therefore a second 
data path bypassing the D-flip-flop is generated through a 
second data input buffer, data buffer 2, and a 2-bit selector. 
Summing up the above discussion, we end up with the chip 
block diagram shown in Fig. 1. 
11. DCAL TYPE SCFL 
Most published laser-diode drivers, though not all, are 
very simple, incorporating an output driver and buffering 
circuitry for interfacing to surrounding electronics. The present 
laser-diode driver, however, incorporates some simple digital 
functions, and thus a suitable logic family has to be chosen. 
Since the modulation current is to be adjustable, the out- 
put driver will be implemented as a differential amplifier. 
Therefore, source-coupled FET logic (SCFL) is an obvious 
choice. 
During the last decade or so, many different logic families 
have been presented due to their superior performance in a cer- 
tain sense. Of these different families, SCFL is well accepted 
to be one of the best choices when aiming for high-speed 
operation though at the expense of high power dissipation. 
SCFL has been seen in many variants depending on the 
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Fig. 2. Simple resistive load (RL) and diode clamped active load (DCAL). 
specific application [5]-[7], but to the best of the author's 
knowledge, all suggested SCFL topologies employ simple 
resistive loads (RL type SCFL) in the differential amplifier. 
That approach, however, suffers from large variations in the 
logic voltage swing over process variations. To address this 
problem one could think of using active loads. It does not 
make sense to simply adopt simple active loads as seen in, 
e.g., buffered FET logic (BFL) since the differential amplifier 
switching FET's would then be forced way into triode oper- 
ation giving poor high frequency operation. True differential 
operation could also be lost if the switch transistor gate-to- 
source diodes were driven into forward conduction. Instead we 
propose the use of diode-clamped active loads (DCAL's) see 
Fig. 2, thus suggesting DCAL type SCFL. SPICE simulation 
of circuit performance variation as function of process spread 
is enabled by the GaAs manufacturer for PCM qualified wafers 
through a number of worst-case model parameter sets. Thus 
using SPICE simulations we have found DCAL type SCFL 
to generate a logic voltage swing being less sensitive to 
process variations than experienced using resistive loads in 
conjunction with uncompensated current sources, see Table I. 
DCAL type SCFL also exhibits a substantial improvement 
in noise margin over that of its RL type SCFL counterpart 
as shown in Fig. 3(a)-(d). Thus a 60% improvement of the 
maximum square noise margin [8] has been obtained. The 
noise margin improvement can be explained by using the load 
lines corresponding to a RL type and a DCAL type SCFL 
inverter, see Fig. 4. It is clear from Fig. 4, that DCAL type 
SCFL is much more robust than RL type SCFL, since the 
load impedance in the logic voltage extremes is determined 
by the clamping diodes and the active load linear drain-to- 
source resistance at logic low and high, respectively, while 
the load impedance for RL type SCFL is of course equal to 
the value of the resistive load. 
The widths of the load transistor and the three clamping 
diodes in the employed DCAL's have through SPICE simu- 
lations been determined to 60 and 40%, respectively, of the 
width of the current source to give maximum noise margin 
while still maintaining a comfortable margin to the maximum 
allowable diode current density. Finally, two additional level 
shifting diodes are put in between the positive voltage supply 
VDD and the DCAL's in order to keep the input source 
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Fig. 3. Schematic circuit diagram of (a) DCAL type SCFL inverter and (b) 
of RL type SCFL inverter. Determination of maximum square noise margin 
for (c) DCAL type SCFL, and (d) for RL type SCFL. 
......... ~ . . .  . ......... 
....... 
0 .  6 . 0  
VdJV 
Load line (bold) for DCAL type and (narrow) for RL type SCFL Fig. 4. 
inverter. 
follower FET's in saturation, even during logic high, thus 
maintaining good source follower drive capacity for the whole 
logic swing. The rest of the basic SCFL circuit design is similar 
to that of conventional SCFL. 
DCAL-type SCFL uses more components than its RL type 
SCFL counterpart and may also be more prone to back-gating 
depending of course on the resistor type used in the RL type 
SCFL. Therefore DCAL type SCFL may not be as well suited 
for very high levels of integration as RL type SCFL. By 
applying compensated current sources based on a thorough 
knowledge to process parameter values and spreads process- 
insensitive RL type SCFL operation can also be obtained. 
The control voltage needed for process compensation would 
then have to be routed to all gates adding to the total circuit 
complexity and area consumption. In conclusion, DCAL-type 
SCFL is proposed as a complement to existing SCFL families 
being a simple and efficient mean to improve noise margin 
and to stabilise performance over process variations without 
adding considerably to the total circuit complexity. 
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Fig. 5. Schematic circuit diagram of DCAL type SCFL MS D-Flip-Flop 
Fig. 6 .  Schematic circuit diagram of DCAL type SCFL NRURZ converter. 
111. CIRCUIT DESIGN 
A. Input Buffers 
All incoming signals except for the output current control 
are buffered by simple DCAL type SCFL inverters accepting 
and modified to be fully switched by ECL and SCFL logic 
levels. Thus off-chip logic levels are amplified and buffered 
by the input buffers to fit on-chip logic levels. 
B. Flip-Flop Circuit 
In order to get reliable NRZ/RZ conversion data is re-timed 
to the clock by using the dual clocked Master-Slave D-Flip- 
Flop shown in Fig. 5.  The clock and its complementary signal 
are applied to terminals CK and NCK, respectively, via the 
clock input buffer. The data signal and its complementary 
signal are applied to terminals D and ND, respectively, via 
data buffer 1. The Flip-Flop output and its complementary 
signal are present at terminals Q and NQ, respectively. 
C.  NRZIRZ Converter 
A circuit diagram of the NRZ/RZ converter is shown in 
Fig. 6. The clock and its complementary signal are applied 
to terminals CK and NCK, respectively, via the clock input 
buffer, and the output data signal from the D-Flip-Flop are 
applied at terminals D and ND, respectively. The control signal 
determining whether NRZ/RZ conversion will take place and 
its complementary signal are applied to terminals C2 and NC2, 
respectively, via the control signal input buffer. C2 being low 
will disable the NRZ/RZ conversion process and simply make 
the converter act as an inverter passing the retimed NRZ signal 
from the D-Flip-Flop, while C2 high will enable the NRZ/RZ 
conversion process. 
D. 2-Bit Selector 
The process of passing a NRZ signal through the D-Flip- 
Flop is limited by the maximum operating frequency of the 
D-Flop-Flop, that is the clock frequency. Thus in order to 
r- 
V O O  
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Fig. 7 .  Schematic circuit diagram of DCAL type SCFL 2-b selector 
support simple NRZ modulation where the improved p~ se _ _  
fidelity gained through retiming is not necessary a second data 
path is set up via data buffer 2. One of the two data paths can 
then be selected using the 2-bit selector shown in Fig. 7. The 
output signal and its complementary signal from the NRZ/RZ 
converter are applied to terminals D1 and ND1, respectively, 
and the data signal and its complementary signal are applied to 
D2 and ND2, respectively, via data buffer 2. The control signal 
selecting between Dlor D2 and its complementary signal are 
applied to terminals C1 and NC1, respectively, via the control 
signal input buffer. C1 being high or low selects D1 or D2 to 
be passed to the 2-bit selector output, respectively. 
IV. OUTPUT DRIVER 
The requirement of an adjustable modulation current makes 
a differential amplifier type output driver an obvious choice, 
and as a result this type of driver is widely used [9], [lo]. 
The input impedance of most commercially available laser- 
diode modules intended for gigabit per second modulation 
is tuned towards 500 ,  which in conjunction with the often 
high modulation current will result in a large voltage swing at 
the drain contact of the switching FET’s. Therefore the drain- 
to-gate breakdown voltage SVd, is an important parameter 
for design of differential amplifier type laser-diode drivers. 
In a digital process the drain-to-gate breakdown voltage will 
be low typically in the order of 4-6 V, since BVdg is of 
secondary concern when operating at voltage supply levels 
of, e.g., 2 V. In an analog process BVdg will typically be 
high, while the integration level is low. Thus the drain-to-gate 
breakdown voltage must be given special consideration when 
implementing logic functions and a differential amplifier type 
output driver on the same chip. 
For the simple differential amplifier type output driver, 
shown in Fig. 8, the maximum allowable drain-to-gate voltage 
limitation can be expressed as 
vdgl ,  high = Avdl + Avgl + v d g l ,  low < Bvdgl (1) 
where AV,, and AV,, are the logic voltage swings at the 
switching FET Q1 drain and gate terminals, respectively, and 
Vd,,, low is the minimum drain-to-gate voltage occurring for 
the whole modulation current flowing in Q1. In order to 
prevent the switching FET’s from entering poor F, biasing a 
minimum value Vdg1, min of Vdgl, low is defined as Vd,,, min = 
Vdgl, sat representing the somewhat soft transition between 
triode and saturated operation. Equation (1) expresses the noise 
margin to the breakdown voltage. By rearranging (1) and 
employing the simple relationship AV, = R L I ~ ~ ~ ,  whereRL 
-- , 
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Fig. 8. Simple differential amplifier type output driver. 
is the load impedance and Imod the modulation current peak- 
peak amplitude, the maximum allowable current amplitude 
for a given drain-to-gate breakdown voltage for the simple 
differential amplifier type output driver becomes: 
As a numerical illustration of the maximum obtainable mod- 
ulation current amplitude using (2) let us assume identical 
switch and current source transistor gate widths and RL = 
50 !2. For the present process the values of threshold voltage 
v~ = -1.7 v, Vdg,sat(vgs = 0 v) = 1.3 v and BVdg = 6 
V are representative thus limiting the maximum modulation 
current amplitude to Imod < 60 mA. 
In order to increase the maximum allowable modulation 
current for a given drain-to-gate breakdown voltage while 
still maintaining the advantages of differential operation we 
propose the use of a cascode differential amplifier type output 
driver as shown in Fig. 9. For that configuration the maximum 
allowable drain-to-gate voltage limitation can be expressed as 
where V ~ D  is the load impedance termination voltage, and 
VB is a bias voltage. From (3) we see, that Vdg1,high now is 
independent of Imod, and an increase in margin to BVdgl of 
RLImod - AVg is obtained. By applying: 
and inserting (4) into (3) the maximum allowable modulation 
current amplitude for a given drain-to-gate breakdown voltage 
for the cascode differential amplifier type output driver, shown 
in Fig. 9, becomes: 
Bvdg5 - vdg5, sat 
RL 
Imod < 
A comparison of (2) and (5) shows an increase in the max- 
imum allowable modulation current amplitude of AV, / RL 
when employing the cascode instead of the simple differential 
amplifier type output driver. Thus continuing the above shown 
numerical example this corresponds to AV,/RL = 34 mA. 
Smaller modulation currents will of course translate into 
equivalent margin to BVdg5. 
ON-CHIP 
ORTR 
Fig. 9. Cascode differential amplifier type output driver. 
V. SEMICONDUCTOR LASER-DIODE LARGE-SIGNAL MODEL 
Circuit simulations is a well known tool used to predict 
performance of a given electrical circuit. However, in the 
case of designing a laser driver IC we also need to model 
the optical output from the modulated laser diode in order 
to evaluate the performance of the laser-driver IC. Therefore 
we will next develop a large-signal model for an intrinsic 
semiconductor laser diode, that can “easily” be implemented 
in a conventional circuit analysis program such as SPICE. 
In that manner package and chip parasitic components can 
easily be incorporated. It should be mentioned, that in the 
absence of suitable in-house measured data we have used 
elsewhere published data for an Ortel SL-620 laser diode [11] 
as being representative of laser-diodes capable of operating at 
gigabit per second bit rates. A suitable model for the intrinsic 
laser diode has been developed by Tucker [12], [13]. Tucker’s 
large-signal model, is based on the single-mode rate equations 
including the effect of gain compression through E: 
(6) 
dN I,  N 
d t  9v T,  
_ -   - -  - - g,(N - Nom)( l  - 6S)S 
S N 
= rg,(N - Nom)(l  - ES)S - - +rp- 
d t  TP Tn (7) 
dS - 
where N is the carrier density, No, is the carrier density for 
transparency, I ,  is the current injected into the active region, U 
is the volume of the active region, q is the electronic charge, S 
is the photon density averaged over the modal volume v / r  in a 
mode of the active region, I? is the confinement factor, go is the 
optical gain coefficient, 7, is the spontaneous recombination 
lifetime of the carriers, rP is the photon lifetime, and ,f? is the 
fraction of spontaneous emission entering the lasing mode. 
The parameter E defines the gain compression characteristics 
of the active region. The spontaneous recombination current is 
now defined as Isp = quN/T,, and after some rearranging the 
rate equations can be expressed in the following convenient 
form corresponding to the equivalent circuit diagram shown 
in Fig. 10: 
d L p  I ,  = Isp + 7,- + G(Isp - Iom)( l  - E’S’)S’ (8) dt 
dS’ S’ 
dt Rph Cph- + - = PIsp + G(Isp - Iom)( l  - E’S’)S’ (9) 
1 1  
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where Cph = quS,, Rph = rp / (Snqu) ,  G = I'goSnrn, I,, = 
qvN,,/r,, and E' = d'S,. S' = S/(rS,) is a normalization 
constant introduced to avoid divergences during numerical 
evaluation, and the term G(Isp  - Io,)( 1 -dS')S' is equivalent 
to the current generator Is t im in Fig. 10. One of the character- 
istic properties of a semiconductor laser-diode that can directly 
be derived from the rate equations is the threshold current Ith 
defining the lower current limit for light emission. Thus a good 
approximation of Ith can be found from (9) by assuming static 
conditions and neglecting E .  We get: 
When the laser bias current is increased above threshold, 
the electron concentration in the active region will saturate 
corresponding to a Isp ,  sat, while the photon concentration 
will continue to increase. Thus by assuming I t h  Isp,sat 
and G ( I S p  - I,,) - l /Rph = 0 we get: 
Ith Io, f 1IRphG (11) 
The relationship between the junction voltage Vj and the 
spontaneous recombination current Isp  is modeled using an 
ideal diode: 
I,, = Is[exP (qV,lrlkT) - 11 (12) 
where q = 2 and I ,  = qv . 4.55 . 1024A. In Table I1 is 
shown device parameters for an Ortel SL-620 laser diode 1111. 
Choosing S, = lo2', we get: 
Cph = 1.44fF 
Rph 1.39 kR 
G = 0.24 
I,, = 17.81mA 
E' = 2.46. m3 
I ,  = 65.52pA 
I t h  20.8mA. 
Please note the resemblance between the experimentally de- 
termined threshold current in Table I1 and the one calculated 
from (1 1). Finally, to complete the laser-diode large-signal 
model package and chip parasitic components have been 
identified and modeled [ l l ]  as shown in Fig. 11, and thus 
the electro/optical function of the laser-diode module can now 
be predicted using a conventional circuit analysis program. 
VI. SIMULATED INTERACTION BETWEEN 
LASER-DIODE DRIVER AND LASER-DIODE 
In this section, we will use SPICE simulations to investigate 
the laser-diode driver drive capacity when driving a 50 R laser- 
diode module (Ortel SL-620). In order to obtain maximum 
optical on/off ratio for the lowest possible modulation current 
amplitude, weak relaxation oscillation and wide bandwidth 
the laser-diode current is usually switched between a value 
just below threshold Ith (no light) and a value close to the 
maximum allowable diode current Iddiode, max (maximum light 
output) often given in terms of Ith. 
TABLE I1 
DEVICE PARAMETERS OF INTRINSIC ORTEL SL-620 LASER DIODE 
I s t i n  +Lrx f$$x  v j  4 ?;ldlsp 
- - 
Fig. 10. Large-signal circuit model of intrinsic semiconductoi laser-diode. 
LRSER V l n  
BONO U I R E  r BONO Y l R E  +CHIP 7 
Fig. 11. Package and chip parasitics of Ortel SL-620 laser-diode module. 
Differential amplifier type laser-diode drivers are ideal for 
ON/OFF switching a current but are not suited for generating 
the desired subthreshold standby current flowing in the off- 
state laser diode. Consequently additional dc biasing circuitry 
like a current source and a bias-T is needed. Instead, we 
suggest to use the drive setup shown in Fig. 12, where the 
standby current flowing into the OFF-state laser diode is easily 
generated. Furthermore, the laser diode is actively turned- 
OFF in this configuration aiding in levelling out differences 
between rise and fall times of the light output, since turnoff 
(fall time), or equivalent removal of carriers from the active 
region, being governed by the carrier life time is a slow process 
compared to turn-ON (rise time), which is governed by the 
relaxation oscillation being a very fast process. Finally, in 
many applications the laser-diode module can not be placed 
in direct vicinity of the driver. Due to the difficulties of 
obtaining a good broadband match to a laser-diode the high 
output impedance of the open-drain outputs may consequently 
cause ringing. Using the above suggested setup approximate 
matching can be obtained in both ends of the transmission 
line connecting laser-diode and driver thus greatly reducing 
multiple reflections. 
As a circuit simulation example of the laser-driver GaAs IC 
capacity to drive the above described Ortel laser-diode module 
let us use a modulation current amplitude of Imod = 30 mA 
Authorized licensed use limited to: Danmarks Tekniske Informationscenter. Downloaded on November 20, 2009 at 09:54 from IEEE Xplore.  Restrictions apply. 
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Fig. 12. 
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Fig. 13. Simulated laser-driver output current Iout and corresponding 
laser-diode normalized photon concentration S' obtained when applying the 
differential 2.5 Gb/s NRZ ECL bit sequence 01100101110100 to data input 
buffer 2 for (a) V, = 6.05 V and (b) V, = 5 V. 
driver 
Fig. 14. Photograph of laser-diode driver GaAs MIC. 
in conjunction with a bias current of Ibias = 20 mA < I t h  
mA. By then applying the driver configuration shown in 
Fig. 12 the laser-diode driver output current Iout and the 
corresponding normalized photon concentration St = S/I'S,, 
of the laser-diode shown in Fig. 13(a) are obtained through 
SPICE simulations for the differential 2.5 Gb/s NRZ formatted 
ECL bit-stream 01100101110100 applied to data buffer 2. 
We note that an additional power-supply (VT = 6.05 V) 
is necessary for obtaining maximum optical ON/ OFF-ratio 
for the applied laser-diode and impedance level. However, 
in practice it is often desirable to minimize the number of 
power-supplies, and in that case one could use the existing 
positive power supply VDD = +5 V. Performing the same 
simulation experiment as described above but for VT = 5 V 
while still maintaining Ibias = 20 mA we get the laser-diode 
giving Ibias + Imod = 50 M Idiode,max = 2.5Ith = 52 
driver output current Iout and corresponding normalized laser- 
diode photon concentration S' = S/FS, responses shown 
in Fig. 13(b). Comparing Fig. 13(a) and (b) we notice, that 
approximately one third of the photon concentration is lost 
when decreasing VT from VT = 6.05 V to VT = 5 V 
corresponding to a similar decrease in transmission distance. 
We also notice a stronger relaxation oscillation resulting in 
higher sensitivity to dispersion and more complicated filtering 
in the receiver. On the positive side, the transition times are 
shorter owing to the reduced modulation current amplitude. 
VII. FABRICATION 
The laser driver IC was fabricated as being part of a mul- 
tiproject chip (MPC) run using the Tri-Quint Semiconductor 
foundry service. In total, it incorporates 130 1 pm gate length 
GaAs MESFET's ranging in size from 5 to 400pm, 180 
n+-diodes and 16 implanted resistors. A photograph of the 
fabricated laser-diode driver GaAs MIC (monolithic integrated 
circuit) is shown in Fig. 14. 
VIII. MEASURED PERFORMANCE 
A. Electrical Measurements 
The laser-diode driver GaAs IC's were bonded to thick-film 
alumina substrates. A photograph of the applied test hybrid 
integrated circuit (HIC) is shown in Fig. 15. Power supplies 
are decoupled using chip capacitors, and incoming signal lines 
are terminated through 50 0 thick-film resistors. Rise and fall 
times and output pulse waveforms were measured using a 
5 Gb/s Anritsu pulse-pattern generator and an HP 4-channel 
sampling oscilloscope floating at VDD = +5 V thus generating 
the desired 50 521 + 5 V terminations. Therefore, outside only 
DC-blocks were inserted in the signal paths between sampling 
head and test HIC, and a both inside and outside DC-block was 
inserted in the trigger signal path to separate the pulse-pattern 
generator and oscilloscope chassis from each other. 
Current eye diagrams for a modulation current amplitude of 
60 mA for bit rates of 1.0 and 2.5 Gb/s using NRZ data format 
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Fig. 15. Test HIC. 
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Fig. 16. Measured output current eye-diagrams in a 50 Cl/ + 5 V load for 
(a) 1.0 Gbis NRZ data (b) 2.5 Gbis NRZ data and (c) 1.0 Gb/s RZ data. 
Horizontal: 60 mA/div and Vertical: 200 psidiv. 
and 1 Gb/s using RZ data format is shown in Fig. 16(a)-(c), 
respectively. The NRZ signals are obtained using data buffer 
2, while the RZ signal is (of course) obtained using data buffer 
1. Thus the ability of the implemented MS-DFF to reduce time 
jitter is evident. From Fig. 16 we also notice the upper bit rate 
limit to be close to 2.5 Gb/s for a modulation current amplitude 
of 60 mA. It should be emphasized that the obtained NRZ eye 
diagrams are BER tested using a 5 Gb/s Anritsu error detector 
ensuring error-free eye diagrams. The total power dissipation is 
Pdis = 2 W for a modulation current amplitude of l m o d  = 60 
mA and nominal power supplies of VDD = -Vss = 5 V. 
Rise and fall-times for different modulation current ampli- 
tudes have been measured as shown in Fig. 17(a) and (b), 
where the corresponding expected performance from circuit 
simulations is also included. Thus the deviation between 
measured and simulated values in percentage of the predicted 
values is less than 5% for the rise time for modulation current 
amplitudes ranging from 10-60 mA for the fall times less than 
15% over the modulation current amplitude range of 20-60 
mA increasing to 30% for the modulation current amplitude 
decreasing to 10 mA. 
B. Optical-Fiber Transmission Experiment 
A back-to-back optical-fiber transmission experiment has 
also been conducted. Fig. 18 shows the experimental setup. 
The laser driver IC directly modulated a Siemens 1.55-pm 
0 2 0 4 0 M )  OO 20 40 M) 
IourfmA IourfmA 
(a) (b) 
Fig. 17. Measured (0) and simulated ( x )  transition times in a 50 Cl/ + 5 
V load as function of output current amplitude (a) rise time and (b) fall 
time. Dashed lines indicate simulated worst-case performance limits caused 
by process spread. 
2 . 5 C b l .  
I 
Fig. 18. Block diagram of the experimental setup used for the optical-fiber 
transmission experiment. 
7 
98 1600 ns 99.1600 ns 100.160 n 5  
Fig. 19. Eye diagrams of the received optical signal (upper trace) and of the 
corresponding laser driver complementary output (lower trace). Horizontal: 
200 psidiv and Vertical: 200 mVidiv (upper trace) and 20 mA/div (lower 
trace). 
wavelength DFB laser diode. The modulation current am- 
plitude was 40 mA switching the total current just below 
threshold during logic low for the employed bias current. 
The 2.5 Gb/s PRBS input data stream was generated by an 
Anritsu pulse pattern generator, and the transmitted optical 
signal was received using a BT&D commercial front end with 
a bandwidth of B = 1.7 GHz. Finally, the output signal from 
the front end and the laser driver complementary output was 
monitored simultaneously by an HP sampling oscilloscope, 
see Fig. 19, and as can be seen from Fig. 19, an optical eye 
diagram with good eye opening was obtained. 
IX. CONCLUSION 
A laser-diode driver GaAs IC incorporating a NRZ/RZ con- 
version option has been designed. A novel open-drain cascode 
differential amplifier type output driver has been implemented 
allowing higher-drive currents for the same drain-to-gate break 
down voltage than conventional differential output drivers, and 
a novel logic family DCAL type SCFL improving performance 
1 
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over process and significantly improving noise margin over 
that obtained using conventional RL type SCFL is developed 
for implementing the on-chip logic functions. Finally, a laser- 
diode large-signal model is applied to evaluate the performance 
of the laser-driver IC using circuit simulations. Current eye 
diagrams with 60 mA eye opening were measured up to NRZ 
bit rates of 2 Gb/s, 50 mA eye opening was demonstrated at 
a NRZ bit rate of 2.5 Gb/s, and a retimed low-time jitter 1 
Gb/s RZ current eye diagram with 60 mA eye opening was 
demonstrated in a 50s1 measuring system. The laser driving 
performance of the IC has been demonstrated experimen- 
tally by obtaining good optical eye diagrams when driving a 
Siemens DFB laser in a back-to-back optical-fiber transmission 
experiment at 2.5 Gb/s. 
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